FPGA Implementation of AES Key Expansion Algorithm in Fully Pipelined and Loop Unrolled Architectures

Kiran P V; Naveen Kumar Kanavi¹

¹

Publication Date: 2021/01/06

Abstract: This paper has an aim of comparing the implementation and performance of key expansion algorithm of Advanced Encryption Standard (AES) in fully pipelined and loop unrolled modes. Using Xilinx 14.1 ISE for simulation and synthesis, fully pipelined mode achieves a throughput of 51.65 Gbps. The loop unrolled mode achieves throughput of 20.84 Gbps and has very less device utilization and is suitable for implementation on low end FPGAs

Keywords: AES, Key Expansion, Fully Pipelined, Loop Unrolled, Throughput

DOI: No DOI Available

PDF: https://ijirst.demo4.arinfotech.co/assets/upload/files/IJISRT20DEC636.pdf

REFERENCES